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ABSTRACT 
f 
' . 
The use of LDD (lightly doped drain) devices has allowed transistors to shrink in size 
while increasing their immunity to hot electron effects. This thesis investigates the effects 
that gate profiles have on n-channel LDD transistor characteristics. Prior to the use of 
TaSi2/polysilicon gates, transistors were formed using rectangular polysilicon gates. 
However, the definition of the TaSi2/polysilicon gate sandwich can result in three possible 
gate profiles due to the different etch rates of TaSi2 and polysilicon. 
Three variations of the n-channel LDD transistor have been fabricated and tested. The 
physical differences of the three LDD transistors are their gate shape and junction 
formation, namely a vertical and trapezoidal gate devices, and a recessed junction 
transistor. These three devices have been tested electrically for breakdown voltage limits, 
substrate current levels, saturation and subthreshold currents, threshold voltage variation, 
differences in beta, and room temperature de aging characteristics, all as a function of 
electrical channel length and geometry. 
After electrical and physical evaluatio11 on the three n-channel LDD transistors, this 
study shows extremely good device aging characteristics for the recessed junction transistor 
when compared to the vertical and trapezoidal gate devices for similar electrical channel 
lengths. However, the recessed junction transistor produces lower current drive capabilities 
than the vertical and trapezoidal gate devices. 
1 
--
1. INTRODUCTION 
1.1 BACKGROUND 
As MOS transistor size is scaled down in advanced technologies to realize higher speed 
and increased packing densities, physical and device limitations become more evident. 
Such device limitations include threshold voltage variations due to channel length and 
biasing voltages, the effects of punch-through and junction breakdown voltage, hot electron 
effects, and other short channel effects. These effects are pronounced in scaled 
conventional devices because of the high electric field produced in the channel region. As 
the channel length is reduced, the depletion layer widths of the source and drain junctions 
become compar~ble to the channel length. This produces a two dimensional potential 
distribution in the channel that depends on the transverse electric field, Ex' controlled by 
the gate and substrate voltage biases, and the longitudinal electric field, Ey, which is 
1 
controlled by the drain bias. This two dimensional potential distribution can result in the 
degradation of transistor characteristics in short channel devices. 
As the electric field in the channel increases because of the applied voltages, electrons 
begin to flow from the source to the drain under the influence of the channel field. When 
the drain voltage is high enough, weak avalanche multiplication ( or impact ionization) 
occurs in the pinch-off region creating electron-hole pairs. The generated electrons are 
swept into the drain and the holes are collected by the substrate, resulting in a substrate 
current. The substrate current is a function of the gate voltage as well as the drain to 
source bias.Ct] Due to the small source-drain separation, some hole current, caused by 
impact ionization, can flow to the source. At low drain voltages, most of the hole current is 
collected by the substra\e, and at higher drain voltages, a large amount of hole current can 
flow to the source. At the same time, the substrate resistance in short channel transistors is 
high, and the voltage drop induced by the substrate current begins to decrease the substrate 
\\ 
2 
--
\ 
voltage. When the voltage in the substrate next to the sQUrce junction ( or the product of 
the hole current at the source and the substrate resistance) builds up to - 0.6 V, the 
source-substrate junction is forward biased and electrons will inject from the source into 
the substrate. This injection causes the tum on of the parasitic npn (source-substrate-
drain) bipolar transistor action ( figure 1). c21 
-
n+ 
--- -
FORWARD 
INJECTION 
VGS 
S102 
I I 
--
Isua 
D 
I I Vos I 
-
n+ 
-------\' 
DEPLETION 
BOUNDARY 
Figure 1. A cross-section of a short channel n-MOS transistor under biasl2l 
Another effect of the high electric field in the channel is oxide charging caused by hot 
electron trapping in the gate insulator. Large operating voltages produce a high electric 
field along the channel. It is possible for the free carriers within the channel to arrive at 
the Si-Si02 interface with enough energy to overcome the barrier height and tO be injected 
into the gate oxide. These hot electrons may be trapped in the gate insulator and cause 
,, transconductance · degradation and threshold voltage shifts in the device characteristics. 
3 
• 
There are three sources of hot electrons in MOSFET structures: impact ionization in the 
p-n junction, surface channel current, and thermally generated leakage current. With 
proper voltage bias, a channel current will form. As the electrons drift from source 
'1 towards the drain, they pick up energy from the high field region near the drain. Some of 
these electrons will have enough energy to surmount the potential barrier at the Si-Si02 /~", 
interface and will be injected into the gate oxide. Hot electrons generated by impact 
ionization within the pinch-off region near the drain ~th enough energy may also be 
injected into the insulator,l31 as well as the thermally ~enerated carriers because. of the 
large transverse field in the bulk semiconductor (figure 2). C4J The trapped electrons 
' injected into the gate oxide can cause instabilities in threshold voltage over a period of time 
which results in reliability problems. 
It is important to reduce vertical dimensions (oxide thickness, and junction depth) along 
with lateral scaling (channel length, and channel width) of devices. Thinner gate oxides 
have replaced thicker oxides to provide better control on threshold voltage and larger 
transconductance for given device areas. Junction depth in an MOS device is a function of 
implant dose and energy, and subsequent heat treatments. Shallow junctions are desired to 
reduce the lateral diffusion under the gate edge and field oxide, which would tend to 
increase the gate to source or drain capacitance, and to minimize short channel effects such 
as drain induced barrier lowering. However, the decreased radius of curvature associated 
with a shallow junction depth increases the channel electric field, and decreases the 
breakdown voltage. CSJ The limiting factor in the scaling of source/ drain junctions is the 
increase in junction sheet resistance with decreasing junction depth which tends to 
minimize hot electron emission, but also diminishes circuit performance. In general, 
susceptibility to hot electron degradation increases in shallow junction n-channel devices. ,1. I ~-,:r· 
' The LDD (lightly doped drain) transistor structure has been used in VLSI integrated 
' ' 
0 
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Figure 2. Three sources of hot electrons in short channel MOSFET.c41 (a) Hot electron injection from pn junction, (b) Hot electron injection from channel current, (c) Hot electron injection from thermally generated leakage current. , 
5 
circuits to reduce the high electric field in the drain pinch-off region of small geometry n-
channel devices.161 - llll The LDD transistor is fabricated by implanting a light n· dose 
between the gate and the n + source and drain region. The electric field strength under the 
gate is reduced because the field is spread over the n· region.£71,[lll With an appropriate 
choice of n · dose, the series resistance in the channel increases only by a few percent, while 
the n-channel LDD transistor becomes less susceptible to hot carrier injection. 
1.2 HISTORICAL REVIEW OF THE LDD TRANSISTOR 
Research on the LDD transistor, first proposed by K. Saito, et al., in 1978,!121 has been 
documented extensively in the literature. In 1980 S. Ogura, et al., showed that the LDD 
structure allowed higher operating voltages, a channel length reduction and better device 
performance when compared to conventional MOSFET devices.£61 The key to the LDD's 
performance improvement was based on optimizing the n · doping concentration and length 
to control the electric field. This improved device breakdown voltage, hot electron 
generation, and short channel threshold voltage (Vth) falloff. This LDD structure was 
fabricated by means of conventional processing techniques up to polysilicon deposition. 
Silicon nitride (Si3N 4) was deposited on the polysilicon, and silicon dioxide (Si02) was 
deposited on the Si3N 4 layer. This Si02-polysilicon-Si3N 4-Si02 gate sandwich was 
patterned, and the n+ source/drain was implanted (figure 3a). A plasma etch step 
produced an undercut of the polysilicon of approximately O.SSµm (figure 3b). The Si0
2 
and the Si3N 4 was stripped from the polysilicon gate and the n · region was implanted 
(figure 3c). The implanted source/drain regions were driven into the substi-ate and the 
remainder of the fabrication sequence was standard device processing. The completed 
LDD is shown in figure 3d. The experiments concluded that LDD devices fabricated with a 
channel length of 1.2µm, an n· length of 0.45µm, and a peak concentration of 1.2xto17 
cm •
3 
achieved significant improvements in both avalanche and punch-through breakdown 
6 
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Figure 3. LDD fabrication sequence used by .Ogura, et al.£61 (a) self-aligned n + 
source/drain implant, (b) polysilicon gate overetch, (c) removal of Si02 and Si3N 4, then n- implant in source/ drain region, (d) finished LDD structure. 
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Figure 4. Avalanche and punch-through breakdown voltages for conventional and LOO 
MOSFETs verses channel length.l61 
voltages for the LOO over a conventional transistor (figure 4). Since punch-through limits 
the channel length of the conventional transistor, the n - region of the LOO allowed the 
fabrication of short channel transistors with the subsequent increase in device density. At 
that time, reproducibility of the LOO process was the main drawback to general 
acceptance of the LDD transistor as the next generation of short channel devices. 
' 
In 1982, P. Tsang, et al., developed a new fabrication technique that produced better 
control over then· length.[7] The LOO was fabricated using a sidewall "spacer" technology. 
The processing sequence was similar to a conventional device with a J)Olysilicon gate. The 
exception was the few steps necessary to implant the n - source and drain extensions. A 
chemical vapor deposition (CVO) oxide was deposited over the polysilicon as a mask 
(figure Sa). Reactive ion etching (RIE) was employed to etch the oxide and the polysilicon 
8 
.( 
<•> ROI POLY· ROI 
SI -'., 
(b) ~ 
-........... 
.. 
,. 
--•--, .. , .. , 
(C) -~ ........_ 
N- N-
(d) 
, (e) 
(f) 
Figure S. Fabrication sequence for n-channel LDD MOSFET using oxide spacer technology. C71 
9 
films to form a vertical gate (figure 5b). Phosphorus was implanted to form the n- regions 
(figure 5c). CVD oxide was conformally deposited (figure 5d), and an anisotropic RIE 
removed the planar portion of the oxide (figure 5e). This formed the sidewall spacer of the 
width desired. This step was followed by an arsenic implant of the n + source and drain 
regions. The spacer protected the n- region from the arsenic implant. The remainder of 
the device fabrication was conventional (figure 5f). 
The electrical characteristics of devices fabricated using this process were also studied. 
The avalanche breakdown voltage of the LDD and conventional devices were compared as 
a function of channel length. In all instances, the LDD devices exhibited improved 
breakdown voltages. Like punch-through, the falloff in threshold voltage was a limiting 
factor with· channel length reduction. The LDD structure provided some improvement to 
this problem. In this experiment the LDD device showed a decrease in channel length for 
the same change in threshold voltage (~ V th) compared to conventional devices ( figure 6). 
It was also shown that the electric field in conventional devices was 2-3 times higher than 
in the LDD structures of the same channel length, and lower substrate current levels were 
measured in the LDD de·vice. The reduction of the electric field at the drain edge of the 
LDD provided higher resistance to hot electron injection into the gate oxide. 
Y. Matsumoto, et al., in 1985 studied the reliability of LDD structures based on 
substrate current analysis.lll1 Then- region between the gate edge and the n+ implanted 
region was found to be the key to the reduction of the electric field strength near the drain 
for the LDD transistor. The strength of the electric field in the drain region determined 
the magnitude of the substrate and gate currents which, in tum, gave some indication of 
the device _susceptibility to hot electron injection. The purpose of this work was to 
determine the optimal concentration for the n - region for a LDD transistor to provide the 
best resistance to hot carrier injection. Ann-channel LDD MOSFET with a lµm channel 
10 
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Figure 6. Falloff in threshold voltage as a function of channel length for conventional (0 , a) and LDD (x) M OSFETs. l71 
length was used in this experiment with the surface concentration of the n - region varied 
between 5x 1017 cm-3 and 6x 1018 cm-3. The device was fabricated using the oxide 
sidewall spacer technology on a 5 n -cm p-type substrate; its gate oxide thickness was 200 
A with a spacer width of 0.4µm. The substrate current was examined for various n -
surface concentrations as a function of gate voltage and the current exhibited a tail at high 
gate bias for lower concentrations of the n - region. The substrate currents for the different 
n - concentrations were compared to their respective gate currents. This comparison showed 
that for the lower n- concentrations (S · 2.Sx 1018 cm-3) which exhibited a substrate 
current tail, the gate current was almost undetectal,le; however, the gate current for higher 
n- concentrations peaked around V d= V g (figure 7). This analysis was taken funher to 
look at the change in the threshold voltage due to hot electrons with respect to stress time. 
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The threshold voltage shift for n- concentrations less than 2.5x 1018 cm -3 was less than the 
shift for higher n - concentrations and conventional transistors over the range of stressing 
time studied ( figure 8). 
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Figure 8. Time dependence of threshold voltage shift for various surface concentrations of n - regions. C 111 
This experiment has demonstrated that LDD structures with n- surface concentrations less 
than 2.5x 1018 cm-3 were less susceptible to hot electron injection. The gate current had a 
strong effect on the instability of the MOS device.c 131 
The LDD structure has improved device reliability by reducing the channel electric 
field, and the substrate and gate currents which reduced the device's susceptibility to hot-\ 
electron effects. However, the improvements made in reliability were not without some 
cost. The n- region of the LDD increased the series resistance within the channel of the 
transistor which reduced the drain current characteristics. l61-c91 ,c141 -c161 
13 
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Transconductance is a measure of a transistor's current gain for various gate voltages 
-
and is defined as the change in drain current with respect to the change in gate voltage for 
a constant drain voltage, or 
A comparison of transconductance degradation with voltage stress time has been made 
between conventional and LDD devices (figure 9).l 171 Transconductance degradation in the 
conventional device was more pronounced at low gate voltages and the primary mechanism 
for this degradation was mobility degradation along with some surface scattering. £161 The 
transconductance degradation for the LDD device appeared largely at high gate biases I \) 
which implied that there was an increase in series resistance at high bias conditions. ll41 The 
degree to which the gm degradation was reduced in LOO devices was dependent on the 
length and concentration of the n - implanted region. Experiments have been performed to "" { 
', 
/ 
determine the minimum series resistance required to maintain the LDD's improved level of 
breakdown voltage and to minimize threshold voltage shift over time (figure 10).£61 Then-
length and the n · series resistance was plotted as a function of the n - concentration, while 
an avalanche voltage improvement of 6-V for a LDD device with 1.2µm channel length was 
held constant. As seen from figure 10, the smallest possible series resistance to maintain a 
6-V breakdown voltage improvement was 1.2 kO -µm. The corresponding n - concentration 
was 9xto16 cm·3 for an n- length of 0.25µm. In order to maintain a series resistance of 
1.2 ill-µm due to process variations, the n · concentration was increased to l.2x 1017 cm · 3 
for an n - length of 0.42µm. Figure 11 shows the 1-V characteristics of a conventional 
transistor and two LDD devices with different series resistances (1.2 kO-J.Ull and 4.5 kO-
µm). l61 This figure illustrates the effect of series resistance on transconductance. 
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The use of LDD devices has allowed transistors to shrink in size while increasing their 
,J 
immunity to hot electron effects. However, the reduced gate dimensions have increased the 
RC circuit delay. It has become necessary to use silicide gates to reduce the interconnect 
resistance of the gate level to continue further scaling of devices. The use of refractory 
metal gates has the advantage of reducing the series resistance contribution in device 
scaling. Polysilicon gate sheet resistances range from 25 to 60 n /o, whereas, for example, 
tantalum silicide (TaSi2) gate sheet resistances can be as low as 2 '1/o.1181 However, the 
etching process required to define a TaSi2/polysilicon gate sandwich presents special 
problems when fabricating LDD transistors because gate profiles can vary. 
1.3 SCOPE OF THESIS 
The work presented in this thesis will investigate the effects that gate profile can have 
on n-channel LDD transistor characteristics. Prior to the use of TaSi2/polysilicon gate 
structures, transistors were formed using rectangular polysilicon gates. However, the 
definition of the TaSi2/polysilicon gate sandwich can result in three possible gate profiles 
due to the different etch rates of TaSi2 and polysilicon. The three different gate profiles 
that can be produced are vertical, tapered and undercut (figure 12). 
The silicide gate LDD n-channel transistor is fabricated by depositing tantalum silicide 
on n + polysilicon over a 200 Angstrom gate oxide. Then, the gate is defined using 
standard photolithographic and etching techniques. A light phosphorus implant ( IE 18 
cm -3) forms the self-aligned LDD. Next, silicon dioxide is deposited and anisotropically 
etched to form an LDD spacer about 0.3 µm wide along the gate edges. This is followed by 
a heavy n + implant ( 1E20 cm -3) to form the source and drain regions. Subsequent 
processing is standard. 
The TaSi2/polysilicon etch process that defines the gate must be controlled very 
carefully. It can produce three variations of gate geometries, each having an impact on the 
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hot carrier and performance characteristics of the LDD transistor. Figure 12 shows a well 
controlled gate etch which produces vertical walls so that the light phosphorus dose is 
implanted adjacent to the gate and is later diffused under the gate creating the desired 
lower electric field~ The oxide spacer must be just wide enough to prevent the heavy n + 
source/ drain implant from diffusing laterally under the gate in subsequent processing. If 
the gate is trapezoidal in shape, the spacer etch may produce too narrow a spacer. This 
device may be much like a conventional transistor and may exhibit hot carrier effects 
because the heavy n+ implant can diffuse completely under the gate. The third possibility 
is an etch that produces ·an undercut of the polysilicon producing a mushroom shape with a 
TaSi2 cap.· Here, the n- implant may not laterally diffuse 'far enough to reach the gate 
edge. This may result in increased series resistance in the source and drain regions and 
produce peculiar turn-on characteristics. 
This thesis proposes to determine the effect of the gate geometry on n-charmel silicide 
gate LDD transistor characteristics. This will be done by intentionally over and under 
etching the gate to produce the three gate variations mentioned above, i.e., vertical, 
trapezoidal, and undercut. Both electrical measurements and scanning electron micrograph 
(SEM) cross-sections will be made to characterize each of the three different n-channel 
LDD transistor structures. Evaluation will be made by measuring breakdown voltages, 
substrate currents, differences in ~' threshold voltages, 100 and I0 ff , all as a function of 
effective channel length and gate shape. Finally, the room temperature DC aging 
characteristics of the three types of gate structures will be compared by measuring the gm 
degradation characteristics versus stress time. 
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2. THEORIES ON HOT CARRIER EFFECTS 
2.1 INTRODUCTION 
The effects of hot carriers on short channel MOSFET's has been studied extensively in 
the literature. Hot carriers which are injected and trapped in the gate insulator cause a 
shift in the o~rating characteristics of_. a device. The amount of trapped charge is a 
function of the number of injected electrons and the trapping efficiency of the gate oxide. 
Hot carrier injection is dependent on characteristics of the space-charge region in the 
silicon, and is sensitive to parameters such as channel length, junction depth and profile, 
substrate doping, bias voltages, and electron mean free path. c31 In this section some of the 
theories and models of hot carrier injection will be discussed. 
2.2 EARLY MODELS 
The ''lucky electron" concept has been used to model both hot electron emission from 
silicon into vacuuml191 and impact ionization in semiconductors.[201 Several models based 
on this concept have also been proposed to explain the emission of hot electrons from 
silicon into silicon dioxide. c31,c211 ·c231 The lucky electrons are the ones that have escaped 
collision with optical phonons, and have enough energy to surmount the potential barrier at 
the Si-Si02 interface to be injected into the gate oxide. All of the models have 
approximately the same form for the emission probability, 
d P=Aexp(-x), (2) 
\\ \., where A is a constant of normalization, A is a collision mean free path of th~-hot electron 
and d is a critical distance. The models are different in the way A and d are calculated. 
•< The models neglect the energy distribution of the hot electrons . 
. ), 21 
--
Depending on the approximations made in calculating the distance d, the lucky electron 
models may be divided into three groups. If both Schottky lowering of tqe interface 
barrier and tunnel emission are neglected, d could be defined as the distance from the Si-
Si02 interface where the potential energy qV(x) is equal to the interface barrier energy 
qcp B' that is, the potential energy is a function of the distance d, 
qV(d) = qcp8 (no barrier lowering and no tunneling) . (3) 
"" The distance d is shown in the energy band diagram in figure 13. 
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Figure 13. Energy band diagram of a MOSFET illustrating the physical significance of the parameter d in the lucky electron models. £221 
Equation (2) formed the basis of the models used by Verwey£211 et al., and by Pepper.c231 
These models explain the dependence of the emission current from the substrate into the 
gate oxide on substrate voltage, but do not discuss any gate voltage dependency. 
22 
Abbasl31 developed a model based on the Schottky lowering of the emission barrier. 
This model defines the distance d by the c~ndition 
I 
-
qV (d) = q <Ps - ~ E0x 2 (no tunneling) , ( 4) 
.. 
where q~ B is the Si-Si02 interface barrier, and P( E ox/ 12 is the _Schottky barrier lowering 
term of which P= (q3!41tK0xfv/h= 2.59xJ0-4 e(V-cm)YI for Si02. The emission 
probability described by this model explains both the gate and substrate voltage 
dependencies. 
Ning,!221 et al., used an experimental method for directly measuring the probability of 
electron emission from the silicon substrate into the silicon dioxide layer after the electron 
has experienced a potential drop in traversing the depletion layer and reached the Si-Si0
2 
interface. Their method was based on optically induced hot-electron injection in polysilicon 
gated MOSFET structures of reentrant geometry (figure 14). The emission probability 
was studied as a function of substrate doping profile, substrate and gate voltages, and 
lattice temperature. They found that hot electrons are emitted by tunneling as well as by 
surmounting the Schottky-lowered barrier (figure 15). Over-the-barrier emission dominates 
at large substrate voltages, where the emission probability is high, and tunnel emission 
becomes appreciable and may even dominate at small substrate voltages where the emission 
probability is low. Since tunneling of hot electrons does exist at low substrate voltages 
where the over-the-barrier emission probability is low, tunneling must be included in the 
~ 
emission model. To keep the model simple within the lucky electron concept, it is assumed 
that a hot electron is considered emitted when its energy allows it to be emitted over the 
\ 
barrier or when it could tunnel into the Si02 layer with high enough probability. This 
assumption introduces an additional barrier-lowering term to allow for tunneling 
probability. This additional barrier lowering should be a function of the electric field in the 
1). 
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Figure 14. Schematic of the experimental setup used by N ing, et al. ( a) Top and cross-
sectional views of the device structure. (b) The measurement circuit.£221 
oxide since tunneling is a strong function of the oxide field strength. Thus, Ning, et al., 
proposed that the distance d should be determined by the condition 
1 2 
. - -
qV (d) = qcp9 - ~ E 0 x 2 - <X E 0x 3 (tunneling included) , (5) 
where CJ( E ox>213 is the · additional barrier lowering term needed to correct for the 
probability of tunneling and a is lx 10·5 e(V-cm2) 113. The temperature dependence of 
the collision mean free path was found to follow the theoretical relationship,£241 
""" 
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Figure 15. Schematic energy band diagram of a polysilicon gated MOSFET biased to 
cause hot-electron emission from the substrate into the Si02 layer. £221 
where "{) is the zero-temperature limit of A, ER is the optical-phonon energy, kB is 
Boltzmann's constant, and T is the lattice temperature. 
The emission probabilities based on equations (2), (3), (4), and (5) were all derived 
using the '1ucky electron" concept. These models were simple and did not take into 
account the electron distribution in the device's inversion layer. However, they all achieved 
varying levels of success in describing the dependence of the emission process on important 
variables used for device modeling and for predicting threshold instabilities in MOSFET 
devices. The resulting threshold instabilities were due to the hot electron injection from the 
substrate into the gate oxide. The following physical model presented is based on channel 
25 
hot carrier injection in MOSFET devices, and this model has been correlated to direct gate 
or substrate current measurements. 
2.3 RECENT MODELS 
More recently Tam,c251 et al., have taken the "lucky electron" concept and expanded the 
physical model for channel hot electron injection in terms of the cham1el electric field. 
This model uses direct gate current measurements to evaluate the model. The model 
assumes that the maximum channel electric field in the direction of the channel current is 
known. The maximum electric field is experimentally deduced from the substrate current 
measurement. In order for injection of channel hot electrons into the gate to occur, several 
processes must take place. First, the hot electron must attain enough kinetic energy from 
the channel electric field to overcome the Si02 potential barrier, and second, its 
momentum must be redirected towards the Si-Si02 interface. Figure 16 illustrates the 
three scattering events for hot electrons that could cause them to be collected by the gate. 
From point A to B, a channel electron gains kinetic energy from the channel electric field. 
Redirection of the hot electron takes place at point B. From point B to C, the hot electron 
must not suffer any collisions so that it maintains enough energy to surmount the Si-Si02 potential barrier. From point C to D, the hot electron must not suffer any collisions within 
the oxide. This model assumes that an electron loses all of its kinetic energy after any 
inelastic collision. Once the hot electron arrives at point D, it is swept towards the gate 
electrode by the aiding oxide electric field. These probabilities are each independent 
occurrences and the product of each probability results in the probability for a hot electron 
to be injected into the gate oxide. 
An electron will surmount the Si-Si02 potential barrier cp8 , if its kinetic energy is 
greater than qcp 8 . If the accelerating electric field Ex is assumed constant, the hot electron 
will have to travel a distance d equal to (~8 /Ex) to attain this kinetic energy. The 
26 
i-
GATE 
f 
I 
D 
.,__...,.'c X 
n+ A I n+ 
SOURCE DRAIN 
y 
Figure 16. A cross-section of a short channel n-MOS transistor under bias.C21 
probability that a channel electron will travel this distance d or more without incurring any 
collisions is given in equation ( 2). Therefore, the probability that an electron will acquire 
kinetic energy greater than the Si-Si02 potential barrier is e-( 4' B1E x'AJ. In Tam's 1251 
model the probability that this hot electron will maintain its momentum after it is 
redirected toward the Si-Si02 interface and have enough energy to surmount the potential 
barrier is 
P(M) = ( 4~~) , (7) 
where ct,= ct,8 + Li<t,, and this probability is valid for Li(j)< < 4>8 . The probability of this hot 
electron having the kinetic energy between q(ct,8 + Li(j)) (the energy needed to surmount the 
barrier) _and between q( <I> B + ~<I>+ d( L\cp)) ( any additional energy) is 
27 
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(ci>a + Aq>) 
Ex'A-
P (KE)= _e ___ d(~<I>). 
ExA (8) 
The probability for acquiring enough normal momentum is the summing of the product of 
equations (7) and (8) over all L.\(j>. Then, the probability of an electron acquiring the 
required kinetic energy and retaining the appropriate momentum after redirecting to 
overcome the potential barrier at the Si-Si02 interface is 
Acp=oo 
P(<l>B) = I 
Acp=O 
151
) ( <Pa + Acp) 
E A - ci>a 
= 0.25 (j>: e E.'>. . (9) 
Now that the probability of a hot electron attaining enough energy to surmount the 
potential barrier P( (j> BJ has been defined, it is necessary to determine the probability that 
this hot electron undergo a collision free travel to the barrier peak. First, the probability 
that a hot electron will travel within the inversion region to the Si-Si02 interface without a 
collision is 
y=oo L J n (y) e - '>- dy 
y=O Pi=------. y=oo 
J n(y)dy 
y=O 
(10) 
P 1 is a scattering probability that is normalized by the concentration of electrons n(y J in 
the inversion layer. The e·(yfAJ term was discussed earlier and it is the probability of not 
experiencing any collisions. The electron density is determined by solving Poisson's 
equation for the potential 'I( y), using 
28 
clEx iJE1 q + -~- = - (N sub+ n) , ax ay E&'i ( 11) 
where E's i is the permittivity of silicon and q( N sub+ n) represent the net space charge 
density of electrons. If strong inversion and the gradual channel approximation are 
assumed, clE = 0, and equation ( 11) is solved for n(y), then[251 X 
where a= 6kTlq'AE0 x and E0 x= (Vgs-Vds)lt0 x. However, short channel devices have 
two-dimensional effects when V ds is large and the Ex term in equation (11) must be 
considered. The electron concentration term, n(y ), is separated into two components, n0x 
and nd. The n0x component is the mobile charge controlled by the gate voltage and the nd 
component is the mobile charge controlled by the drain voltage. Consequently, equation 
( 10) is redefined as 
y=oo }' y=oo y f nox(Y) e --r: dy + f nd(y) e --r: dy 
y=O y=O P1= -----------------------------------------y=oo (13) f n(y)dy 
y=O 
Equation ( 13) simplifies to 
y"' 
[ 1 - a e« E 1 (a) ]N ox + ndA ( 1 - e ;_, ) Pi=-------------------------------, N mobil~ (14) 
where Y m is a critical depth, and the other terms are approximated in the appendix of the 
reference.£251 The probability P 1 can be reduced further if it is assumed that the drain 
controls all of the mobile charge, the substrate charge, and the charge at the .gate when 
V gss V ds' then 
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• 
y,,. 
(15) 
Finally, the last probability considered is the scattering in the oxide image potential well. 
This probability is described byf261 
--A P 2 = e ox , ( 16) 
where x describes the distance the image force barrier maximum is moved away from ox 
the Si-Si02 interface, or x ox= [qi l 61tE oxeox/ 12. Now, the probability that an electron 
will not experience any collisions in the inversion layer, or after it has been injected into 
the oxide is the product of P 1 and P 2, or 
Xoz 
P(E A - "-ox ox) ::: y e . 
m 
(17) 
This model proceeds to define the gate and substrate currents in terms of the 
probabilities that were developed to this point. The gate current lg is expressed as 
L 
J dx 16 = Ids 
O 
P(,s)P(Eox) A,. , (18) 
where L is the length of the channel, and Ar is the redirection scattering mean free path. 
The term ( dx!A,J is thought of as the redirection probability over dx, then equation ( 18) 
gives the total probability of channel hot electron injection into the gate oxide. The 
probability P( • 8 ) increases exponentiaJly with Ex. The channel electric field Ex increases 
with distance from the source and peaks at the drain in the saturation region. Therefore, 
equation (18) can be approximated as 
30 
~L lg.= lt1s· A,, [P($s)P(Eox)1max , (19) 
where l\L is the length of the region at the drain where the majority of channel hot 
electron injection in the gate oxide occurs. When V gs> V ds' the product Of the 
probabilities is maximized at the drain when P(ct,8 ) or Ex is maximum. LlL is 
approximated by [P(<98 !(dP(ct,8 Jldx)l evaluated at x=L, and dP((98 J!dx is much smaller 
than dP( E ox)ldx. By assuming that the electric field near the drain is constant, dx in 
equation ( 18) is replaced by ( dxldE x)dE x and integrated, then 
I X ')..E 2 - cf>s 
lg ::: 0.5 d~ ox ( $sm) P(E0x)e E,,.">.. . (20) 
Here E is the channel electric field near the drain diffusion and [dE ldx] is approximated m X 
as ( E m/2x ox). Also, the assumption that the change in the electric field near the drain 
diffusion is constant implies that the channel electrons are controlled by the drain electric 
field. 
The electric field near the drain responsible for channel hot electron injection into the 
gate oxide is responsible for hole injection into the substrate and the resultant substrate 
current. The substrate current is related to the channel electric field Em by 
B· A;Em 2 E' 
I sub = Ids e "' , ( 21) dEx 
B;( dx ) 
where Ai and Bi are the pre-exponential and exponential constants in the ionization 
coefficients. £241 The substrate current is related to the gate current by raising equation 
(21) to the (•8 1B;Jth power and substituting the exponential term involving Em into 
equation (20), 
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' 
(22) 
where 
1 - ( q,s ) 
C :::: K B;"A. Xox (23) 
The slope of the (I/Id) versus ( I suil d) log-log plot equals ( cp BIB ;')-J. The slope of this 
plot provides the dependence of cp B and E ox since both Bi and A are independent of the 
oxide field E ox· To verify their theoretical model, Tam, et al., performed several 
experiments. 1251 These experiments confirmed a strong correlation between the gate and 
substrate currents. The close agreement of the theory and the experimental data support 
the physical mechanisms for channel hot carrier injection into the gate oxide that is 
described in the model. The correlation of hot electron irtjection into the gate oxide to the 
substrate current is used in this thesis. 
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3. DEVICE CHARACTERIZATION 
3.1 INTRODUCTION 
As previously discussed, hot carrier injection into gate oxides is one of the limiting 
factors in device scaling because carriers trapped in the oxide can cause long term device 
degradation. For n-channel MOSFET's, hot electrons originate from the channel current 
and impact ionization within a high electric field near the drain region of the channel. 
Some of the electrons gain sufficient energy to surmount the energy barrier at the Si-Si02 
interface and are injected into the gate oxide. Those injected electrons which are trapped 
in the oxide are responsible for device instabilities such as threshold voltage shifts and 
transconductance reduction. Hot carrier effects have been evaluated by several methods. 
The substrate current measurement is thought by many to be a relatively simple means 
of monitoring hot carrier effects.llll,Cl7l ,ClSJ The hot carriers are generated by impact 
ionization in the high electric field region near the drain edge. The substrate current is due 
to hot holes being injected into the substrate. Since the impact ionization generates the 
substrate current and the hot electrons available for injection into the gate oxide, the hot 
carrier induced degradation can be related to substrate current. The substrate current has 
been related to device lifetime (for different bias conditions and channel lengths) by 
t = A ( I sub )-I , ( 24) 
where A is a constant, and l ranges from 2.9 - 3.2. c271 Lifetime, t, is defined as the time 
required for a specified threshold voltage shift or transconductance reduction to occur. 
Like the substrate current, the gate current, lg, is related to impact ionization which 
can lead to the injection of hot electrons into the gate oxide. The gate current is a function 
of both gate and drain to source voltages, and it can be measured directly with proper 
biasing. Electrons emitted into the gate oxide are attracted to the gate electrode for V gs· 
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> V ds· When V gs < V ds (particularly V gs < < V ds), the polarity of the electric field in 
· the gate oxide near the drain is reversed, and the trapped electrons tend to be returned to 
the silicon substrate. c291 Since both the substrate and gate currents come from the same 
origin, it is expected that the two rise together by the same ratio, 
I g = A I sub , ( 25) 
where A is a proportionality constant. [3o1 
The gate current has also been shown to be related to device lifetime,l51 
-1 t / 8 =/ 0 (1+-) 
t ' 
(26) 
where / 0 is the initial gate current at time t= 0 with V gs = V ds' and t is the time at bias 
V gs = V ds· The measurement of the change in gate current with time can be used to 
determine the amount of hot electron trapping in the gate oxide. A change in gate current 
precedes a change in device characteristics. This occurs because the source to drain 
current, Ids' is sensitive to trapped charge in the gate oxide. Thus, the _gate current with 
respect to time can be used as a measure of device susceptibility to threshold instabilities. 
Snap-back breakdown voltage has also been used, ·along with corresponding substrate 
current, to evaluate hot cartjer effects.c2s1,c3i1 ,c321 The snap-back breakdown voltage is a 
function of spacer width and the doping concentration of the n - region for LDD devices, as 
well as being a function of channel length. Snap-back breakdown occurs when the holes 
that are generated by impact ionization are collected as the substrate current forward 
biases the source junction (figure 1). Snap-back is associated with a negative resistance, 
and it can be seen in an Id's verses V ds characteristic curve in the avalanche breakdown 
region. It is important to have the snap-back voltage (V dst» greater than the maximum 
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supply voltage to accommodate voltage accelerated device screening and burn-in testing. 
V dsb is generally required to be about 2-3 volts higher than the maximum supply voltage. 
It is·noted as a guide for judging device reliability and manufacturability. 
Room temperature de aging is the most common method used to determine the effect of 
hot electron trapping in the gate oxide on long-term performance on short channel 
devices.l331 Hot electron aging is the result of electrons injected into the gate insulator 
which are trapped there. These trapped electrons cause distortions in the electric fields in 
the device and a deterioration in device parameters during operation over time. The 
maximum injection of hot carriers into the gate oxide has been shown to occur when the 
substrate current is at its maximum.£91 This maximum, called the "peak substrate current," 
is a function of V gs and V ds' and is defined byl341 
I sub, p,4/r. = I bbplr. = C exp( ...J -V: ) , ( 27) 
where p is the slope of the Ibbpk verses (V ds)-1:h curve. Hot electron effects are generally 
seen as a reduction in transconductance over time, and, if severe enough, an increase in 
threshold voltage and a reduction in current drive capability. Device lifetime is defined as 
the time necessary for a specific threshold shift or transconductance degradatio~. The 
criteria for end-of-life "failure" is usually a ten percent ( 10%) change in transconductance, 
or a ten millivolt ( 10 m V) increase in threshold voltage. c321 
The device measurements and characteristics relevant to hot carrier degradation will be 
discussed in more detail in the following sections. 
3.1.1 SUBSTRATE AND GATE CURRENTS 
.The substrate current, •sub' measurement consists of biasing the device into saturation 
(V ds = 5V > V gs - Vth), and stepping the gate voltage, V gs' up from the threshold 
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voltage, Vth' with the source to substrate grounded (V sb = 0 V), and measuring the 
resultant substrate current ( figure 17). 
GATE, G 
SOURCE, S 
- Isua 
VGs>Yr 
-
....... _
_
 '4J DRAIN, D 
· SUBSTRATE, _ s y 
a .l 
-
-Figure 17. Schematic diagram of bias circuit for substrate current 
The current generated is caused by impact ionization creating electron - hole pairs with the 
holes being collected at the low potential substrate. Since the device is in saturation a 
pinch-off region exists, and for small V gs' the current is small and the quantity of carriers 
reaching the drain is small. Hence, impact ionization at the drain is minimal. Increasing 
V gs produces more ionization and a larger Isub· As V gs approaches V ds less ionization 
occurs as a result of a decrease in the field across the pinch-off region, since the difference 
. between the drain potential and the saturation pote11tial is small (V ds, sat = V gs - V1h). 
Thus, a maximum in the substrate current results, which will be called the peak substrate 
current. Typically, for V ds = 5.5 V, the peak substrate current occurs near V gs = 3 V. 
The gate current, Igate' measurement is done at various bias conditions to determine 
device susceptibility to hot carrier injection into the gate oxide. V ds is held constant and 
V sb is grounded while V gs is stepped up beyond where the gate current begins to decrease 
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Figure 18. Schematic diagram of bias circuit for gate current 
( figure 18). The gate current increases for low values of V gs until V gs .... V ds' then 
decreases for V gs > V ds· For low V gs' the energy band diagram in the gate-drain overlap 
region is shown in figure 19a, and the barrier height, 4>b' there is governed by the 
conduction band, E c' of the oxide next to the gate. c3o1 Increasing V gs decreases 4>b and 
I gate increases exponentially. However, if the V gs is increased beyond that of the V ds 
(figure 19b), 4>b is now controlled by E c of the oxide next to the drain, and it is no longer 
controlled by the gate bias. The resulting decrease in gate current is due to the. fact that 
increases in gate voltage drives the device from the saturation region to the linear regime 
and reduces the electric field near the pinch-off point, thus decreasing the electron 
temperature, Te· The gate current is basically determined by: 
kT~ Va -qq>b 
J8 = qn3 ( 21tm • ) exp ( kTe ) . (28) 
3.1.2 TRANSISTOR GAIN 
Beta, 13, is the MOS transistor gain factor and is a measure of the capability of a 
transistor to deliver current. 13 is dependent on both process parameters and device 
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Figure 19. Energy band diagram in the gate-drain overlap region when (a) gate bias is 
lower than drain bias, (b) gate bias is higher than drain bias. [3o1 
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geometry. This relationship is given by 
J.loE W ~ = , (29) 
tox L 
where ~ !s th~_ effective surface mobility of the electrons· in the channel, e is the 
permittivity of the gate oxide, t0x is the thickness of the gate oxide, W is the width of the 
channel, and L is the length of the channel ( figure 20). 
Figure 20. Geometric terms in the MOS device equation 
The process dependent term is(µ£/ t0x), which incorporates process factors such as doping 
density, and gate oxide thickness. The device geometry dependent term is (WIL), which 
takes into account the actual layout of the device. p is obtained from the theoretical 
relationship between Ids and Vgs in the linear region (with Vds = 0.1 V) and 
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measurements of Ids for various values of V gs· The linear relation for Ids is given by 
/ 
(30) 
' 
_, 
13 can be derived from equation (30) by measuring Ids at two different V gs values if V ds is 
held constant. For V gs= V gl and V g2, we obtain the following: 
vds2 
Id1 = 13 [(Vg1 - v,h) vds - 2 J; (31) 
Subtracting equation (31) from equation (32), we get 
and solving for p yields 
As seen in equation (34), 13 is not a constant; it depends on Ids· Most technologists define 
13 as the maximum .value determined by scanning along the Ids curve. 
The transconductance, gm, gives the relationship between the output current, Ids' and 
the input voltage, V gs· It is defined by 
iJ Ids 
Km = d V I V"1 = constant · (35) gs 
The Sm is used to measure the gain of the MOS transistor, and it is related to the gain 
factor, 13. In the linear region, Sm is given by 
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8m = pv ds , (36) 
and in the saturation region it is defined as 
Km = ~(V1s - V,h) . (37) 
3.1.3 THRESHOLD VOLTAGE 
,fSt The gate-to-source voltage which is required to bring about surface inversion, and result ' 
in conduction between the drain and source regions, is called the threshold voltage, Vth' of 
the transistor. The Vth is found experimentally by measuring the variation of the drain I 
current as a. function of gate voltage for a fixed drain voltage, then drawing a line along 
the Ids curve for maximum ~. and extrapolating that line to obtain the gate voltage 
intercept. However, this method gives a threshold voltage approximation that is off by a 
V d/2 term. From equation (30), Vth' at the point of maximum ~' is defined as 
Ids V ds V,n = V88 - J3Vds - 2 , (38) 
and substituting equation (34) for ~ into equation (38) yields 
vds 
2 . (39) 
The V th defined in equation ( 39) is generally accepted as the standard for determining 
threshold voltage. 
3.1.4 SATURATION AND OFF CURRENTS 
The transistor on- and off- currents (Ion' I0ff) are found using the Ids verses V gs ., 
transistor characteristic curve under different bias conditions ( figure 21). In figure 21 the 
snap-back breakdown voltage (V dsb) is defined. V dsb occurs when the source-to-substrate 
junction is forward biased. The I0n is measured by biasing the gate and drain relative to 
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Figure 21. I-V characteristic curves showing I0n and I0 ff'I321 
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the source (V gs and V dJ at -.S voltsv( + for n-channel devices, - for p-channel devices) 
with the substrates tied to the source (Vsb = 0 V) (figure 22). 
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..1 
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Figure 22. Schematic diagram of bias circuit for saturation current. 
The transistor is in saturation and the drain to source current (Ids) is measured. When 
V gs equals 5 volts, the corresponding Ids value is Ion· This measurement gives an 
indication of the current drive capabilities of the transistor. The I
0
ff measurement is made 
by grounding the gate, source, and substrate (V gs= V sb = 0 volts) with the drain biased at 
-.S voltsv(figure 23). The Ids verses V gs transistor characteristics curve is plotted, and I
0
ff 
is determined from the curve when V gs is equal to zero. This measurement is useful to 
verify minimal leakages on the transistor. The off current measurement is also used to 
determine pu~ch-through limitations which are discussed below. 
3.1.5 BREAKDOWN VOLTAGE 
There are several mechanisms for MOSFET breakdown at high drain bias. Here, 
avalanche and punch-through breakdown voltages will be examined. Punch-through 
breakdown occurs in short channel devices when the depletion region associated with the 
reverse biased drain-to-substrate junction extends with increasing applied drain voltage 
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Figure 23. Schematic diagram of bias circuit for off current. 
until it "touches" the depletion region of the source-to-substrate junction ( figure 24). l351 
When the depletion regions of the source and drain junctions "touch," the potential barrier 
of the source is lowered enough for electrons to be emitted into the depletion region where 
they are accelerated by the electric field and collected by the drain. When punch-through 
occurs, the gate loses control of the current. 
Avalanche breakdown occurs in MOS devices (operating in the saturation region) when 
the applied drain voltage is steadily- increased, and the drain voltage becomes large enough 
to cause impact ionization, and a rapid increase in the drain current. The avalanche 
breakdown process is shown graphically in figure 25.l361 Step 1 is the thermal generation of 
an electron-hole pair in the depletion region. Impact ionization will occur if the electric 
field is high enough, and the generated electrons and holes gain enough kinetic energy 
before colliding with the lattice so they can break silicon bonds to create more electron-
hole pairs as in steps 2 and 2'. Step 3 shows an electron with enough kinetic energy 
colliding into an electron in the valence band. Enough energy transfers to the electron in 
the valence band so that it reaches the conduction band. The same process occurs with 
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Figure 24. Cross-sectional representation of an n-channel MOSFET in which punch-
through has taken place. l351 
holes in step 3'. Step 3 and 3' show the creation of new electron-hole pairs. As long as the 
electric field in the depletion region exists, the ionization process continues and more 
electron-hole pairs will be created. It is this process that is called avalanche breakdown. 
The avalanche breakdown voltage is determined by holding V gs constant and increasing 
V ds until Ids begins to increase rapidly. It is important to know this breakdown voltage 
level to determine the proper device operating conditions. 
3.1.6 ROOM TEMPERATURE DC AGING 
The room-temperature de aging of transistors in generally used to predict hot carrier 
device lifetime. The effects of hot electrons trapped in the gate oxide after de stress are 
exhibited by changes in gm and Vth" Since gm degradation occurs before Vth degradation 
• 
in LDD transistors, device lifetime will be defined as the time required to affect a 10% 
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Figure 25. Schematic illustration of the avalanche breakdown process. l361 
change in transconductance-. After the device is characterized at normal operating 
conditions, the device is subjected to an aging stress at room temperature for de bias 
conditions of V gs = 3V, and a fixed value of V ds· The stress condition of V gs = 3V causes 
the peak substrate currel)t to be generated, resulting in maximum hot carrier injection into 
the gate oxide; therefore, V gs = 3V is chosen to give worst case degradation. The 
maximum V ds voltage to be evaluated will be about ~ volt less than required to drive the 
device into snap-back. Using these values of V gs and V ds' gm is measured as a function of 
·, 
stress time. Under these conditions gm degradation with respect to stress time has been 
found to be described by: 
8mo - 8m 
=----=A tn, 
46 
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where A is a proportional constant depending on the technology, t is the stress time, and n 
ranges for 0.3 - 0. 7 for transconductance degradations less than 15%. c371 
. ) 
By plotting .1~/ gmO versus stress time, device lifetime at .1gm/ ~O = 
( 
\ 
\ 
10% can be 
found for the particular value of V ds used. Since the device is aged using bias conditions 
that produce peak substrate currents, the lifetime obtained should be described by 
substituting equation (27) into equation (2)4), yieldingf341 
-/A. 
t = K exp( fJ ) . ( 41) 
· -V V ds 
By repeating the stress aging exi:>eriment described above for various values of V ds' and by 
plotting t (time to age 10% in ~) as a function of (V ds)-Yz, an estimate of device lifetime 
can be made at worst case operating conditions (V ds = 5.5V). These measurements (along 
with the other device tests) will be performed for each of the three gate profiles fabricated 
for this experiment with equivalent effective channel lengths and gate oxide thicknesses. 
" The extrapolated lifetimes at V ds = 5.5V will be used to judge the effect of gate geometry 
on the hot carrier immunity of n-channel LDD transistors. 
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4. EXPERIMENTS 
4.1 l.f/TRODUCTION 
The purpose of this thesis is to determine the effect of gate geometry on n-channel I 
LDD transistor characteristics. The lµm CMOS technology used for this experiment has a 
TaSi2/n + -polysilicon gate structure. It has been found that unless special precautions are 
taken, the etch process for t,he TaSi2/n + -polysilicon sandwich can produce three gate 
cross-section variations, i.e., vertical, trapezoidal, or undercut. Each of these gate profiles 
may have impact on the hot carrier performance of a LDD n-channel transistor. 
The wafers used for this experiment were processed simultaneously until the gate 
definition step. At this point, the wafers were split into three groups. One-third of the 
wafers received the standard etch procedure, such that a vertical gate was defined. The 
second one-third of the wafers was given an etch such that the polysilicon etches at a faster 
rate than the tantalum disilicide; thus, producing an undercut gate. Finally, the remainder 
of the wafers received an etch which produced a tapered gate profile. After the gate 
definition step, all of the wafers were processed together through the rest of the processing 
sequence. A process description and the processing sequence will be discussed in the 
following sections. To evaluate these gate profile effects, test transistors were fabricated 
with the three gate profiles previously mentioned. Cross-sectional scanning electron 
micrographs (SEM's) were made to verify the shapes of the gate profiles and 
representative transistors for each profile were characterized and aged to compare their hot 
I carrier properties. In the following sections the transistor measurement· procedures will be 
described. 
4.2 DEVICE FABRICATION 
The technology used to fabricate the n-channel LDD transistors is based on the fourth 
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generation twin-tub CMOS process.c3s1 This technology uses lµm design rules to produce 
n-channel LDD transistors with a nominal gate oxide thickness of 210A and a gate 
'• 1 
electrode that is a combination of TaSi2 and n + polysilicon. This process consists of nine 
masking levels, with no additional masks needed to form the LDD for the n-channel 
transistor. The 1.0µm CMOS process sequence is discussed below along with a cross-
sectional development of the LDD transistor.£391 
4.2.1 1.0 µm CMOS PROCESS DESCRIPTION 
The twin-tub process begins with a lightly doped p-type epitaxial layer grown onto a 
heavily doped p + substrate. A thin pad oxide layer is grown followed by the deposition of 
a film of silicon nitride ( Si3N 4). The silicon nitride is used both as an oxidation mask and 
as an implant barrier to the Ntub ion implant (figure 26). 
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Figure 26. Initial processing 
The Ntub photoresist is applied, exposed, and developed (mask 1). All photoresist used 
in this process is positive resist. Positive resist becomes soluble in the developer after it is 
exposed to ultraviolet light. After the N tub region is exposed and the photoresist is 
developed, those areas are removed while the photoresist that was unexposed remains to 
cover the Ptub regions (figure 27). 
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Figure 27. Mask 1: Ntub formation 
The exposed silicon nitride is then removed in a plasma etch, the photoresist is stripped, 
and the wafers are implanted with phosphorus to form the Ntub. The implant is masked in 
the Ptub region by the silicon nitride ( figure 28). 
Sl3N•, ....... ------.... 
. xxxxxxxxx 
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(PHOSPHORUS) 
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Figure 28. Ntub implant 
The wafers are now oxidized. The oxide grown in the Ntub is thick enough to block 
the subsequent Ptub boron ion implant. The Ptub region is masked from the oxidation by 
the silicon nitride. This process is referred to as a SORT for Selective Oxidation to 
Reduce Topography. This oxidation step produces what is known as a bird's beak effect. 
50 
J 
The bird's beak effect occurs when the oxide expands under the nitride and encroaches into . 
. 
the Ntub thinox area (figure 29). 
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Figure 29. SORT process and bird's beak formation 
The silicon nitride over the Ptub is then stripped and the wafers are implanted with 
boron. The oxide grown in the previous step masks the Ntub from the boron implant 
(figure 30). 
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Figure 30. Ptub implant 
The oxide is stripped and the tub implants are driven into the silicon substrate by a 
long high temperature furnace operation (figure 31). 
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Figw-e 31. Tub drive 
The definition of the Thinox regions begins with the growth of a thin pad oxide and the 
deposition of another layer of silicon nitride. Thinox or GASAD (Gate And Source And 
Drain) is the area where active devices are formed. The Thinox photoresist is applied, 
exposed, and developed (mask 2). At this point the Thinox area are covered with 
photoresist ( figure 32). 
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Figure 32. Mask 2: Thinox definition 
The wafers are now given a blanket boron implant to form the channel stop (chanstop) . 
. 
The Thinox regions are masked from this boron implant by the Thinox photoresist. This 
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chanstop boron implant raises the threshold voltage of the parasitic ptub field oxide '1 
transistors (figure 33). 
CHANSTOPIONIMPLANT (BORON) 
• • • •••••• 
P TUB N TUB 
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Figure 33. Blanket boron chanstop implant 
The silicon nitride is etched and the Thinox photoresist is stripped. The Chanstop 
photoresist is now applied, exposed, and developed (mask 3). The Chanstop level is a copy 
,- of the Ntub so that the Ptub is again masked with photoresist. The wafers are then • 
implanted with phosphorus. The phosphorus is implanted only in the Ntub field oxide 
regions. The Ntub thinox areas are masked from this phosphorus implant by the silicon 
nitride. The phosphoru·s counterdopes the surface boron in the Ntub field regions and 
raises the Ntub field oxide threshold voltage (figure 34). 
The Chanstop photoresist is stripped and the field oxide is grown in a furnace operation. 
The Thinox regions are masked from the oxidation by the silicon nitride. The silicon 
nitride is then stripped away (figure 35). 
The wafers are cleaned, the gate oxide is grown, and the wafers are given a blanket 
threshold adjust boron implant. The final transistor threshold voltages are determined by 
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Figure 34. Mask 3: Phosphorus chanstop implant 
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Figure 35. Field oxide growth 
the tub surface concentrations, the gate oxide thickness, and this threshold adjust implant 
( figure 36). 
The gate material is now deposited. The gate electrode consists of a layer of n + doped 
polysilicon followed by a layer of TaSi2. The gate is defined with photoresist by the 
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Figure 36. Blanket threshold adjust boron implant 
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Figure 37. Mask 4: TaSif n + polysilicon gate definition 
silicide mask and is then plasma etched (figure 37, mask 4). 
The photoresist is stripped and the wafers are given a blanket LOO phosphorus ion 
implant. This implant forms the LDD surrounding the n-channel gate. The purpose of 
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Figure 38. Phosphorus LDD implant 
N TUB 
this implant is to grade the source/drain junction underneath the gate (figure 38). 
The P-S/D (p-channel source and drain) photoresist is applied, exposed, and developed 
(mask 5). Boron is ion implanted into the regions uncovered with resist forming the p + 
thinox (figure 39). The boron dopant concentration must be high enough to diffuse 
completely under the gate, and to compensate for the phosphorus implant that already 
exists in the N tub thinox region. 
The photoresist is stripped,· and a thin layer of oxide is deposited and anisotropically 
etched forming the LDD spacer along side of then-channel gate (figure 40). 
The N -S/D photoresist is then applied, exposed, and developed (mask 6). Arsenic is 
implanted into the regions uncovered with resist forming the n + thin ox ( figure 41) . 
The photoresist is stripped and the inter level dielectric is deposited ( figure 42). 
The Window photoresist is applied, exposed, and developed (mask 7). The Windows 
are plasma etched and the photoresist. is removed ( figure 43). 
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Figure 40. LDD spacer definition 
An aluminum-silicon (Al-Si) alloy is deposited. The Metal photoresist is then applied, 
exposed, and developed (mask 8). The Al-Si is plasma etched and the photoresist is 
removed (figure 44). 
Finally, the wafers are encapsulated in a plasma deposited silicon nitride and after the 
final Caps photoresist sequence (mask 9), bond pad openings are cut in the Caps material 
( figure 45). 
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4.3 TEST TRANSISTORS 
LOO n-channel test transistors were fabricated as previously described with coded gate 
. 
lengths of 1.25µm, 1.Sµm, and 1. 75µm. The coded channel width was SOµm to eliminate 
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Figure 44. Mask 8: Aluminum-silicon deposition and patterning 
narrow width effects. The transistors share a common source contact but each have 
separate gate and drain contacts (figure 46). The parameters discussed in chapter 3 were 
measured using these test transistors for each of the gate profiles, i.e., vertical, trapezoidal, 
and undercut. 
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4.4 TEST FACILITIES 
The electrical test system used consisted of a Hewlett-Packard (HP) Model 4145A 
Parameter Analyzer, a wafer probe station, and an HP7470A pin plotter (figure 47). 
Transistor cross-sections were made using an International Scientific Instrument (ISi) 
SEM. Sample wafers from the three gate profiles are used for SEM cross-sections. Each 
sample wafer was cleaved perpendicular to the gate of the transistor to be examined using 
a diamond scribe. After the samples were sized for mounting, they were chemically 
decorated in a potassium hydroxide ( 19:1 KOH) solution at 65° for 1 Yi minutes. This 
allowed the features of the transistor to be distinguished in the SEM. The samples are 
then fixed to a 45° angle mount so that a cross-section view at 90° could be achieved. 
Before a sample was placed in the SEM, a thin metallic coating was sputtered on the 
sample surface. This metallic coating provides a conducting path to ground and reduces 
the amount of surface charge buildup, which would degrade the image quality. 
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Representative SEM cross-sections of the gate profiles studied in this thesis are shown in 
figure 48. 
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5. CONCLUSION 
5.1 RESULTS AND DISCUSSION 
In the following sections, the results produced from the three experiments performed to 
evaluate the effect of gate profile on the n -channel LDD transistor will ·,be presented and 
discussed. Unfortunately, the desired gate profiles were not achieved as seen from the 
cross~sections in figure 48. However, there is enough distinction in each geometry to 
continue to evaluate the effect that each device type has on the n-channel LDD transistor 
characteristics. The vertical gate transistor that was expected turned out to have a slight 
taper, while the overetch used to obtain the undercut gate structure by removing polysilicon 
under the tantalum silicide/polysilicon gate sandwich etched into the silicon substrate 
producing a recessed junction transistor. Consequently, the undercut .. gate device will be 
referred to as a recessed junction transistor. The physical features of the three gate splits 
have been evaluated from several SEM cross-sections, and these findings will be presented 
later. An electrical characterization of each transistor type was then performed. This 
electrical evaluation consisted of measurements of threshold voltage, gain, saturation 
current, subthreshold leakage current, breakdown voltage, substrate current, and room 
temperature DC aging characterization as seen in transconductance degradation as a 
function of stress time. When data is presented as a function of channel length, the 
effective channel length, Leff' was derived from equation (29) as 
where Pa is the gain factor of the large square device (W = L= 50µm), L0 is the large 
square device coded channel length, ~x is the· gain factor of the device being measured, and 
Lx is the coded channel length of the device being measured. 
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5.1.1 THRESHOLD VOLTAGE 
The threshold voltage, V th is defined as the voltage ne~essary to invert the surface ., 
beneath the gate electrode to form a conducting channel between the source and drain 
junctions in the linear region ( figure 49). 
r 
****** 
IDS 
(uA) CURSOR C 
MARKER C 
300.0 
30.00 
/div 
LINEl 
LINE2 
GRAD 
280E-06 
GRAPHICS PLOT****** 
34518. 05 1. 75u <3 .. S> 8 .. VT 
B 
.9500V .. 78. 18uA .. 779E-06) < ) 
.9500V 78. 18uA 2.81E-03) 
3.000 
E-03 
. 3000 
/div 
VG • 2000/di v < V) 
1/GRAO Xintarcapt Yintercgpt 
3.58E+03 670E-03 
-187E-06 
-
Vartabl•l• 
VG -Ch2 
Linear ••-p 
Start .OOOOV 
st.op 2.oooov 
Stap .OlOOV 
Conet.ante1 
VOS -Chi • 1000V 
VS -Ch3 • OOOOV 
VSUB -Ch4 • OOOOV 
Figure 49. Representative plot of the extrapolated threshold voltage 
Figure 50 is a plot of the threshold voltage versus the effective channel length for the 
transistors fabricated in this experiment. The devices measured had 1.25, 1.50, and 1.75 
µm coded channel lengths and each group having three distinct gate profiles, i.e., vertical, 
trapezoidal, and recessed junction. This accounts for the range of effective channel lengths 
displayed in the graph. It should be noted here that for a given coded channel length the 
devices with the trapezoidal gate shape have the longer channels lengths followed by the 
vertical gate then the recessed junction transistors. Unfortunately, the V th -vs Leff plot 
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Figure SO. Threshold voltage verses effective channel length 
shows evidence of a bimodal distribution. The standard process used to fabricate the 
devices in this experiment was designed to give the n-channel transistors a threshold 
voltage of 0.65V, which occurred in the lower portion of figure 50. However, the upper 
section of figure 50 appears to have a threshold voltage above 0.80V that was not expected. 
This can be ·explained by a higher than normal dose of boron during the threshold adjust 
implant for some of the wafers. This conclusion was made when the threshold voltages of 
the p-channel devices on the wafers with the high n-channel threshold voltages were 
compared to those p-channel devices on the wafers with the apparent standard process 
parameters. The p-channel transistors from the high n-channel threshold voltage wafers 
had lower tum-on voltages than those from the other wafers. This implies that the blanket 
boron implant received by the high n-channeVlow p-channel threshold voltage transistors 
was higher than the implant dose given to the other wafers. It should be understood that 
the devices used during room-temperature DC aging experiments are those with threshold 
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voltages around 0.65 V. 
5.1.2 TRANSISTOR GAIN 
The gain factor beta, p, is a measure of a transistor's ability to deliver current. Fi~res 
. ' 
\ 51-53 display p as a function of effective channel length for the three gate profiles 
fabricated for this experiment. Figure 54 is a composite plot of the devices from the three· 
gate splits. Figures 51-54 show an exponential decrease in beta as the channel length 
increases. The ·exponential decay in the P vs Leff curve is expected because of ~'s 
dependency on device geometry (equation 29). This relationship holds true for each 
transistor type used in this experiment. The trapezoidal gate profile was expected to ·have 
•'· lower P's than the vertical gate and recessed junction transistor groups due solely to the 
fact that the channel lengths are longer. However, devices with the same electrical channel 
length have similar gain factors as shown in figure 54. 
5.1.3 SATURATION CURRENT AND SUBTHRESHOLD LEAKAGE CURRENT 
" 
Concurrently, the measurement of the saturation current, Ion' is used as an indicator of 
current drive capability. The saturation current, Ion' as a function of effective channel 
length is shown in figures 55-57. As one would expect, the saturation current declines with 
increasing channel length (figure 58). This decrease in current with increasing channel 
length occurs because the distance an electron must travel is longer and there is a higher 
probability of an electron scattering and not being collected by the drain. Again, ~ and I0n 
are both derived from the linear relationship between Ids and V gs (equation 30), and they 
are proportional to one another as seen in figures 54 and 58. It is interesting to note the 
saturation currents are slightly lower and more variable in the devices with the recessed 
junction for a given channel length. This is one of the effects of a lower electric field in the 
channel region and the positioning of the n - implant under the edge of the conductor which 
causes higher series resistances. The electric field under the gate of the recessed junction 
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Figure 52. Gain factor verses effective channel length for trapezoidal gate transistor split 
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I device is lower becaus¢ of the thicker gate oxide: at the outer edge of the conductor and the . \) 
increased distance the junction is removed from the gate oxide plane. 
The subthreshold leakage or off current, I0w is determined by observing the drain 
current· when the gate voltage is zero from an Ids vs V gs curve. The subthreshold swing, 
S = 5V g1&ogl d' is evaluated by the slope of this curve in both the linear and saturation 
regions of operation. The I0 ff measurement weeds out devices that have h_igh leakage 
currents because these devices have lower breakdown characteristics. This is true because 
the current is already high before the device turns on. The I0ff and the subthreshold swing 
behavior was the same for each of the three transistor profiles. A representative plot is 
shown figure 59. The subthreshold swing does not change very much below a 10% 
degradation in ~~ for any of the three gate profile devices. With continued stressing, S 
does begin to increase. This increase is very noticeable in the linear operating region 
(Vd =0.lV). The subthreshold swing in figure 59 increases from an initial value of 93.6 s 
. 
m V / decade to 94 .4 m V / decade in 1600 minutes in the linear region. There is little change 
in S in the saturation region (V ds= 6V). Again, evidence of this small change occurs in 
each of the three devices. The I0ff current is basically unchanged from its initial value 
after stress. The values measured from the devices averaged 0.90pA in the linear region 
and 1.65pA in saturation. 
5.1.4 BREAKDOWN VOLTAGE 
The source-drain breakdown voltage or snap-back voltage, V dsb' is very important for 
defining proper device operating conditions, and for determining the stress 'Voltage limit for . . 
room temperature DC aging. The maximum amount of voltage applied to the drajn 
electrode of a device during room temperature aging is chosen to be Y2 V or less than the 
snap-back voltage. Operating a device with a drain voltage too close to the snap-back 
voltage changes the mechanism for room temperature drift and it accelerates the aging 
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Figure 59. Subthreshold curves in the linear and saturation regions to monitor subthreshold swing, S, and I0ff 
phenomena which would make correlation impossible. The snap-back voltage is determined 
by the knee of the Ids vs V ds curve for various gate voltages as shown in figure 60. The 
snap-back voltage for all of the devices aged in this thesis was greater than nine volts, and 
the stress voltage used during the aging experiments was conservatively 8.5 V or less. 
5.1.5 SUBSTRATE CURRENT 
As discussed in chapter three, the peak substrate current, Ibbpk is often used as a 
monitor of hot electron effects. , The substrate currents · generated by each of the gate 
profiled transistors are shown in figure 61. The results are not surprising. From figure 61, 
the trapezoidal gate device displays longer channel lengths as well as higher substrate 
current levels for a given coded channel length when compared to the other two devices. 
This is partially because the n - region was shielded by the tapered gate edge during the 
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+ 
implant, and then- junction of the LOO transistor marginally exist or does not exist at all. 
When the oxide is deposited and etched, very little spacer is formed and the n + region is 
implanted very close to the gate edge. After subsequent processing, the n + arsenic region 
diffuses laterally under the gate edge which leads to higher electric fields and higher 
substrate currents when compared to those produced by the vertical gate and the recessed 
junction devices. The channel length of the recessed junction devices is similar to those 
produced by the vertical gate control transistors, but the substrate currents generated by 
the recessed junction devices are lower than the control group. This is probably because of 
the wider spacer oxide of the recessed junction transistor, leading to the n + region being 
positioned farther from the gate than the vertical gate device. This would reduce the 
amount of impact ionization occurring around the drain region, thus lowering the substrate 
. 
current. Another observation can be made from the plot of !sub vs Le.ff' The recessed 
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Figure 61. Substrate current verses effective channel length for the three transistor gate split 
junction transistors have shorter channel lengths than the vertical or trapezoidal gate 
devices for the same substrate current level . 
. -
5. l. 6 ROOM TEMPERATURE DC AGING 
Each of the three transistor groups have been evaluated by room temperature DC aging 
experiments to determine the hot carrier device lifetime. The effect of hot electron 
trapping due to de stress is shown by transconductance (gm) degradat~on and device 
lifetime as defined by a 10% change in gm. Several parameters are determined before a 
device is subjected to aging stress at room temperature, such as the effective channel length 
(Leff)' the snap-back voltage (V ds~' the peak substrate current (lbbpk) for a given drain 
voltage (V dJ and the corresponding gate voltage (V gs), and finally, the initial 
transconductance(~) and threshold voltage (V1h) values. 
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Table 1 displays the initial stress conditions under three different drain voltages used 
for aging the vertical gate devices. Each drain voltage is well below the snap-back voltage 
along the V gs = 3V curve as described in section 5.1.4. Once the drain voltage was 
determined, the peak substrate current was measured for that drain voltage and the 
corresponding stress gate voltage is obtained. These conditions insure that worst case 
degradation conditions for hot carrier injection into the gate oxide exist. Then, the initial 
transconductance, gmO' is measured, along with the initial threshold voltage, VthO· These 
two parameters are used to monitor device degradation with stress time. Similarly, tables 2 
and 3 display the initial stress conditions as determined by the drain voltages used during 
device aging for the trapezoidal gate and the recessed junction transistors, respectively. It 
should be noted here that the devices used for aging for each gate profile experiment have 
similar electrical channel lengths. This was done for comparison ease. 
VERTICAL GATE PROFILE 
Leff vdsb vds 1bbpk vgs gmO VthO 
(µm) (V) (V) (µA) (V) (µA/V) (V) 
1.43 10.00 7.5 -168.7 2.825 299 0.66 
1.41 9.75 8.0 -317.2 3.075 302 0.66 
1.43 10.00 8.5 -457.2 3.275 296 0.66 
TABLE 1. Initial de aging conditions for the vertical gate transistors 
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TRAPEZOIDAL GATE PROFILE 
Leff vdsb vds 1bbpk vgs gmo VthO 
(!•m) (V) (V) (µA) (V) (µA/V) (V) 
1.46 9.75 7.0 -186.8 2.800 306 0.66 
1.43 9.75 7.5 -334.2 3.025 311 0.67 
1.41 9.75 8.0 -449.1 3.300 311 0.67 
TABLE 2. Initial de aging conditions for the trapezoidal gate transistors 
RECESSED JUNCTION PROFILE 
Leff vdsb vds 1bbpk vgs gmO VthO 
(µm) (V) (V) (µA) (V) (µA/V) (V) 
1.45 9.75 7.5 -150.4 2.750 292 0.66 
1.44 9.75 8.0 -263.9 2.975 294 0.66 
1.43 10.00 8.5 -353.0 3.100 281 0.66 
TABLE 3. Initial de aging conditions for the recessed junction transistors 
Figure 62 shows the transconductance degradation vs time for three vertical gate devices 
aged at three different drain voltages. The lifetimes, t, for the vertical gate devices are as 
follows: 
,: 
t 7.SV = 9200 minutes, 
ts.ov = 5000 11:1mutes, 
ts.sv = 1840 minutes. 
Similarly, the trapezoidal gate devices' transconductance degradation curves are shown in 
figure 63. The device lifetimes determined by the time for gm to degrade 10% for the 
trapezoidal gate transistors are: 
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t?.OV = 8200 minutes, 
t?.SV = 1600 minutes, 
ts.ov = 500 minutes. 
Finally, the transconductance degradation vs time curves for the recessed junction devices 
at different drain voltages are shown in figure 64. Here, the lifetimes for the recessed 
junction transistors for these drain voltages are: 
t 7.SV = 250000 minutes, 
ts.ov = 32000 minutes, 
ts.sv = 5500 minutes. 
From the transconductance vs time curves of each transistor group, the device lifetime, t, 
decreases as the drain voltage increases or as the substrate current increases. This can be 
seen in figure 65. In other words the larger the substrate current, the lower the device 
lifetime. This occurs in e~ch experimental group. Figure 65 relates to equation (24) . 
where l for each gate profile is 1.86, 2.99, and 6.01 for the vertical gate (0), trapezoidal 
gate (.&), and recessed junction (D) transistors, respectively. The peak substrate current, 
Ibbpk' is exponentially proportional to the inverse square root of V ds in equation (27), 
where Pis found to be 44.23, 36.51, and 41.07 decades/(V dJ~ for the vertical gate (0), 
trapezoidal gate (~), and recessed junction (D) devices, respectively. This relationship is 
depicted in figure 66. 
It is necessary to determine the lifetime of each transistor group at normal operating 
conditions or V ds = SV, as well as at worst case operating conditions or at V ds = 5.SV. 
This is done by determining the acceleration factor ( l~) and calculating the device lifetime 
at V ds = 5V and 5.5V using equation ( 41). Figure 67 is a plot of lifetime vs 1/V ds which 
has been used to determine the acceleration factor. c271 Figure 68 displays lifetime vs 
1/(VdJ!4 which relates back to equation (41). Table 4 shows the acceleration factors 
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calculated from the slopes of the graphs from figures 67 and 68, and the extrapolated 
lifetime from figure 68 at V ds = 5.5V and 5V for each transistor gate geometry. 
GATE 11 a EXTRAPOLATED LIFETIME PROFILE FIG. 67 FIG. 68 vd8=5.5V 
~ 
vds=SV 
(dec/v) ( dee/ vl/,.) years years 
vertical 110.31 82.13 3.01 16.5 
trapezoidal 153.33 115.00 3.55 40.1 
recessed junction 230.26 230.00 8.8E5 1.1E8 
TABLE 4. Acceleration factors and extrapolated lifetimes for each gate device 
From the standpoint of device lifetime, the undercut gate transistor appears to be the 
best gate structure, followed by the vertical, then the trapezoidal gate devices. However, 
several factors should still be considered before that conclusion is reached. First, the 
device structures are physically evaluated. The vertical gate definition is not quite vertical; 
it has a bit of a taper (figure 48a). On the other hand, the undercut gate device is only 
slightly undercut. The undercut gate etch was to be achieved by an overetch of the 
standard etch process; however, the overetch did change the device structure. The etch dug 
vertically into the silicon substrate creating a damaged silicon surface ( figure 48c). 
Because the etch went into the silicon, the undercut device has recessed or deeper junctions 
that lie beneath the gate oxide edge. The trapezoidal gate device was achieved without 
problems, and the phosphorus and arsenic implants laterally diffused under the gate edge 
as expected (figure 48b). From each cross-section, the junction depth, xj, and the spacer 
widths were measured and are shown in table 5 below. 
Table 5 clearly shows the difference in the junction depths and spacer widths measured 
from each gate cross-section. The asterisk ( *) by the junction depth of the recessed 
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GATE PROFILE xi (µrn) SP ACER WIDTH (µrn) 
.I 
vertical 0.49 0.38 
trapezoidal 0.40 0.30 
recessed junction 0.44* ', 0.41 
TABLE 5. Average junction depths and average spacer widths for each gate cross-section. 
junction device denotes the width of the diffusion region. However, electrically the depth 
of the junction that the gate sees is really 0.61µm which is the sum of the actual width of 
the diffusion region (0.44µrn) and the distance the diffusion is removed from the gate oxide 
plane (0.17µrn). This is illustrated in figure 48c. This distance is referred to as the 
junction depth because the potential drop across the gate to the drain junction is from the 
gate oxide to the bottom of the diffusion, or 0.61µrn. The oxide spacer width for the 
vertical gate transistor is 0.38µrn which is slightly wider than the design rule. As expected, 
the spacer width for the trapezoidal gate device is much lower than the vertical transistor's 
spacer width. The recessed junction transistor's spacer oxide is slightly wider than the 
vertical gate structure. There probably was more oxide present after deposition because 
the damaged silicon surface oxidizes faster than undamaged silicon. 
Here, the amount of dopant which diffuses underneath the gate is considered. 
Remember then- phosphorus was implanted after the gate was etched and then+ arsenic 
was implanted after the spacer was defined. The lateral diffusion towards the gate region is 
'' 
approximately 80% of the junction depth for arsenic. The distance the arsenic diffuses 
under the gate region is · known when the spacer width is subtracted from the lateral 
diffusion, L0 . From the distances measured in table 5, the lateral diffusion of the arsenic 
in the vertical gate structure is 0.39µm, or the arsenic laterally diffuses O.Olµm underneath 
the gate edge on both sides. For the trapezoidal gate device, the lateral diffusion is 
--
0.32J.UD, or the lateral diffusion of the arsenic is 0.02J.UD under both sides of the .gate. The 
comparison between the vertical and the trapezoidal gate devices is fairly straightforward. 
The junction depth of the trapezoidal gate transistor is shallower than the vertical gate 
device; thus the electric field in the trapezoidal structure is slightly larger. The trapezoidal 
gate transistor has more lateral diffusion and more of the dopant under the gate electrode 
in the drain region than the vertical gate device. Therefore, the trapezoidal gate device 
suffers more impact ionization and higher substrate currents than the vertical gate 
transistor for large stress voltages, or V ds> 5.5V. This effect produces hot electron injection 
into the gate oxide and results in lower device lifetime for larger drain voltages. At lower 
drain voltages (V ds< 5.5V), the device lifetime of the trapezoidal gate device exceeds that 
of the vertical gate transistor. The effect of the· electric field at low drain voltages is not as 
detrimental to device operation. During accelerated voltage (V ds= 7V) and burn-in 
(V ds= 6.2V) testing, the trapezoidal gate device lifetimes are 5.2 days and 82 days, 
respectively, versus 20.7 days and 148.2 days for the vertical gate device lifetimes, 
respectively. With the reliability aspects considered, the vertical gate transistor is 
preferred over the trapezoidal gate device. 
In the case of the recessed junction transistor, the junction depth given in table 5 
indicates that the n + arsenic implant for a lateral diffusion of 0.35J.UD would not reach the 
gate edge for the spacer widths measured. Figure 48 clearly show that a small amount of 
dopant is under the gate electrode. This dopant is phosphorus. Again, remembering that 
the phosphorus was implanted right after the gate etch where the silicon was removed from 
the surface. The ions are implanted at a 7° angle to prevent channeling; therefore, 
phosphorus is implanted around the gate edges at this point. The electric field at the drain 
region of the recessed junction device is spread over the larger area and is lower in this 
structure. This is because phosphorus diffuses rather quickly and the concentration of the 
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phosphorus ions at the Si-Si02 interface should be lower around the drain region. 
Secondary ion mass spectroscopy (SIMS) analysis of samples from each gate type show 
that the peak surface concentration of phosphorus is lower in the recessed junction device 
than the vertical and trapezoidal gate devices (figures 69-71). With this lower electric field 
and lower surface concentration of electrons in the drain region, the number of hot carriers 
created by impact ionization is reduced. Figure 65 shows the lower substrate currents 
produced by the recessed junction devices, which indicate fewer hot carriers generated by 
the electric field in the drain region. With fewer hot electrons, the probability for them to 
be injected into the gate oxide and degrading the device characteristics is greatly 
diminished as demonstrated by the increased device lifetime characteristics of the recessed 
junction devices shown in figure 68. The lifetimes of the recessed junction device during 
the accelerated voltage (V ds= 7V) and burn-in (V ds= 6.2V) tests are 14 years, and 3,525 
years, respectively. For reliability considerations, the lifetimes of the recessed junction 
device is superior to those of the vertical and trapezoidal gate structure for these pre-screen 
tests. 
5.2 RECOMMENDATIONS 
An electrical and physical evaluation has been done on three distinctly different n-
channel LDD devices, namely the vertical gate, the trapezoidal gate, and the recessed 
junction transistors. This study showed that for these particular devices that the recessed 
junction transistors has much better device aging characteristics than both the vertical and 
trapezoidal gate profiled devices for channel lengths in the range of 1.41 - 1.46 J..Ull. These 
recessed junction transistors do, however, have lower current drive capabilities when 
compared to the vertical and trapezoidal gate devices. Although the saturation currents 
are lower in the recessed junc~ion transistors, the additional lifetime benefits due to reduced 
hot electron effects in the recessed junction devices outweight the loss in performance. 
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In addition, it has been proposed that the recessed junction transistor should be 
examined further. The original intent for this thesis was to produce an undercut of the 
TaSi2/n + polysilicon gate by overetching the standard process. This procedure resulted in 
an etch which dug into the source/ drain regions of silicon and this produced the recessed 
junction transistor after complete processing. Reproducing a similar structure by 
increasing the standard etch time might prove to be a difficult process to control. An 
alternate solution could be oxidizing the source/ drain region, then stripping the oxide. 
Then, this proceedure can be repeated until the junction has been removed from gate oxide 
t 
plane. The resulting device can now be examined electrically and evaluated for its 
potential. 
/) 
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